Close

Presentation

This content is available for: Workshop Reg Pass. Upgrade Registration
Adding Microbenchmarks with SIMD Data Race to DataRaceBench
DescriptionData race detection tools should find data races not only in development builds of applications, but also in optimized production builds. An architecture-dependent optimization includes vectorization of the code. At the moment, DataRaceBench does not contain microkernels that test for data races in vectorized code. The few codes with SIMD directives are too simple, so that compilers tend to refuse vectorizing the loop. We carefully created new microkernels with and without data race that a tool will only detect if vector instructions are considered in the analysis. The new microkernels cover different vectorized memory access instructions. We used the new microkernels to verify the support for vectorized memory accesses in Intel Inspector and LLVM ThreadSanitizer.
While Intel Inspector could detect all data races in the new microkernels, ThreadSanitizer could not find the data races when the code is vectorized.
Event Type
Workshop
TimeSunday, 12 November 20234:42pm - 4:54pm MST
Location708
Tags
Applications
Software Engineering
Registration Categories
W