Close

Session

This content is available for: Workshop Reg Pass. Upgrade Registration
Event TypeWorkshop
TimeMonday, 13 November 20232pm - 5:30pm MST
Location507
Tags
Architecture and Networks
Hardware Technologies
Registration Categories
W
Presentations
2:00pm - 2:05pm MSTIntroduction and Welcome
Presenter
2:05pm - 2:40pm MSTRISC-V Everywhere
2:40pm - 2:45pm MSTLightning Vendor Talk: Esperanto Technologies ET-SoC for AI and ML Workloads
2:45pm - 2:50pm MSTLightning Vendor Talk: The InspireSemi next gen Thunderbird compute accelerator for HPC, AI, and graph analytics
Presenter
2:50pm - 2:55pm MSTLightning Vendor Talk: SG2042 Empowering RISC-V in High-Performance Computing
Presenter
2:55pm - 3:00pm MSTLightning Vendor Talk: E4 Experience with RISC-V in HPC
3:00pm - 3:30pm MSTRISC-V for HPC – Afternoon Break
3:30pm - 3:50pm MSTAn Empirical Comparison of the RISC-V and AArch64 Instruction Sets
3:50pm - 4:10pm MSTEvaluating HPX and Kokkos on RISC-V Using an Astrophysics Application Octo-Tiger
4:10pm - 4:30pm MSTIs RISC-V Ready for HPC Prime-Time: Evaluating the 64-Core Sophon SG2042 RISC-V CPU
4:30pm - 4:50pm MSTShort Reasons for Long Vectors in HPC CPUs: A Study Based on RISC-V
4:50pm - 5:10pm MSTAutomatic Generation of Micro-Kernels for Performance Portability of Matrix Multiplication on RISC-V Vector Processors
5:10pm - 5:30pm MSTChallenges and Opportunities in the Co-Design of Convolutions and RISC-V Vector Processors
5:30pm - 6:00pm MSTSecond International Workshop on RISC-V for HPC